Optical interconnects are an established solution for communication links in high-end computing applications. The lecture will describe the limitation of electrical interconnects and the motivation for the introduction of optical technologies [1]. Several examples of optical interconnects will be described, focusing on the scalability of the technology. In fact, optical interconnect technology provides continued scaling to ultra-high bandwidth architectures though dedicated boundary conditions on the position and integration of the optics is required. This is indicated in the photonic integration roadmap scheme of Figure 1. I will describe the challenges and vision for a tight integration of the electro-optical transceiver with the processing electronics. In line with this roadmap, the second part of the lecture will report on silicon photonics and the integration and packaging technology therefor. Silicon photonics provides a tight chip-level integration of optical and electrical functions on a single silicon die, at the competitive cost-level of CMOS technology [2]. Silicon photonics packaging is a key element for the success and the massive introduction of this technology. Several silicon photonics packaging considerations will be described during the last part of the lecture, with referring to the recent work at IBM Research - Zurich [3].

Figure 1. Photonic integration roadmap

References

Acknowledgment: Effort sponsored by the European Union’s FP7 project CARRICOOL and H2020 project WIPE.